Fabrice Geiger et al.

Application No.: 09/632,425

Page 2

دا رار

of bare silicon. With PE-TEOS as an underlayer, the effects were in between, with the wet etch rate, surface roughness, and stress hysteresis being relatively close to the thermal oxide values. In Table 2, the bare silicon values and thermal oxide values are from Table IV of the Kwok paper, and the PE-TEOS values are estimated from the graphs in Figs. 1-6 of the Kwok paper.

IN THE CLAIMS:

Please amend claims 1 and 19 as follows. The remaining claims are unamended, but are reproduced below for the Examiner's convenience and reference.

1. (Twice amended) A method for forming an insulation layer over a substrate, the method comprising:

05

forming a surface sensitive silicon oxide layer over the substrate; and forming a porous silicon oxide layer on the surface sensitive silicon oxide layer by thermal chemical vapor deposition, wherein said porous silicon oxide layer is deposited at a temperature of about 400°C or less;

wherein the surface sensitive silicon oxide layer has a wet etch rate of greater than about 6000 Å/min.

- 2. The method of claim 1 wherein the porous silicon oxide layer has a carbon content of at least 5 atomic percent.
- 3. The method of claim 1 wherein the porous silicon oxide layer has a dielectric constant of between about 2.9 and 3.2.
- 4. The method of claim 1 wherein the surface sensitive silicon oxide layer is deposited from a plasma enhanced CVD reaction of TEOS and oxygen.
- 5. The method of claim 1 wherein the porous silicon oxide layer is deposited from a process gas comprising TEOS and ozone.
- 6. The method of claim 5 wherein a molar ratio of said TEOS to ozone is between about 10:1 and 20:1.
- 7. The method of claim 1 further comprising forming a capping silicon oxide layer over the porous silicon oxide layer.

Fabrice Geiger et al. Application No.: 09/632,425

Page 3

- 8. The process of claim 1 wherein said porous silicon oxide layer is deposited using an SACVD process at a pressure of between 100-700 Torr.
- 9. The method of claim 1 wherein said surface sensitive and porous silicon oxide layers are deposited in an in situ process.
- 10. A method for depositing an intermetal dielectric film over a plurality of conductive lines, the method comprising:

depositing a plasma enhanced chemical vapor deposition (CVD) silicon oxide layer over the plurality of conductive lines from a plasma of tetraethyloxysilane (TEOS) and oxygen; and

depositing a silicon oxide layer over the plasma enhanced CVD silicon oxide layer by a thermal CVD process from a gas mixture of a TEOS and ozone wherein said thermal silicon oxide layer has a dielectric constant of about 3.2 or less and a carbon content of at least about 5 atomic percent.

- 11. The method of claim 10 wherein the density of said thermal silicon oxide layer is less than or equal to about 1.7 g/cm³.
- 12. The method of claim 10 further comprising depositing a plasma enhanced CVD silicon oxide capping layer over the thermal silicon oxide layer.
- 13. The method of claim 10 wherein the dielectric constant of said thermal silicon oxide layer is greater than or equal to about 2.9.
- 14. The method of claim 10 wherein a molar ratio of said TEOS and ozone used to deposit said thermal silicon oxide layer is at least 8:1.
- 15. The method of claim 6 wherein said molar ratio is at least about 11.5:1.
- 16. The method of claim 14 wherein said molar ratio is between about 10:1 and 20:1.
- 17. The method of claim 10 wherein said oxygen is provided from a flow of molecular oxygen.
- 18. The method of claim 10 wherein said plasma enhanced and thermal CVD silicon oxide layers are deposited in an in situ process.

Fabrice Geiger et al. Application No.: 09/632,425 Page 4

1 450

c3

- 19. (Amended) The process of claim 10 wherein said silicon oxide layer is deposited using an SACVD process at a pressure of between 100-700 Torr.
- 21. The method of claim 10 wherein the plasma enhanced CVD silicon oxide layer partially fills gaps between the plurality of conductive lines.
- 22. The method of claim 21 wherein the thermal silicon oxide layer fills the gaps between the plurality of conductive lines.
- 23. The method of claim 1 wherein the substrate includes at least one gap, and wherein the surface sensitive silicon oxide layer partially fills the at least one gap.
- 24. The method of claim 23 wherein the porous silicon oxide layer fills the at least one gap.
- 25. A method for forming an insulation layer over a substrate having at least one gap, the method comprising:

forming a surface sensitive silicon oxide layer over the substrate partially filling the at least one gap; and

forming a porous silicon oxide layer on the surface sensitive silicon oxide layer by thermal chemical vapor deposition, wherein said porous silicon oxide layer is deposited at a temperature of about 400°C or less.

26. The method of claim 25 wherein the porous silicon oxide layer fills the at least one gap.

REMARKS

Claims 1-26 are pending. Claims 1 and 19 and the specification have been amended to correct minor informalities. No new matter has been introduced. Applicants believe the claims comply with 35 U.S.C. § 112.

Claims 25 and 26

Claims 25 and 26 stand rejected under 35 U.S.C. § 102(b) as being anticipated by Cho (USP 5,804,509).